BSP Updates – NET+OS 6.0

 

 

 

Last Updated: 11/23/05         Fix Count: 3

__________________________________________________________________________________________________________________________________________________________
 
Title
The serial UART can potentially send duplicate characters when CTS is toggled
 
Case: HW Errata
 
Date Fixed: 11/23/05
 
Description
Due to an internal ASIC errata in the NET50 and  NS7520, the character sent when flow control goes active (on CTS) can be duplicated.  For more information, refer to the processor errata documentation.
 
Solution
This driver contains the software workaround enabled by default. This software workaround requires no external hardware, but will react slower to flow control signaling and thus have greater flow control skid characters.  Flow control skid characters are those characters that are transmitted after the flow control signal (CTS) goes active.  Refer to the processor errata document for precise flow control skid character rates. If the hardware workaround is incorporated, the software workaround can be disabled (thus, preventing the higher flow control skid characters.)  This software workaround can be disabled by commenting out the compiler directive definition for NA_SERIAL_ENABLE_CTS_DUPLICATE_CHAR_ERRATA in the driver (mercury_serl.c and netos_serl.c).
 
 
Title
SPI driver errors for NET+50
 
Case:  16322
 
Date Fixed: 06/30/05

Description
Calling write() for SPI may expose a chip errata and/or leak memory.
Calling read() was non-functional and would not properly read the SPI bus.
 
Solution
Convert the SPI driver to use DMA mode (instead of interrupt mode). Correct the DMA mode and memory leak. Properly implement SPI read when read() is called.
__________________________________________________________________________________________________________________________________________________________
 
Title
NS7520 Chip Select CS3 and CS4 Initialization Problem
 
Case:  16788
 
Date Fixed: 02/10/05

 
 
 
Description
The initialization sequence for CS3 and CS4 in the NS7520 based platform is backwards, such that the options register is cleared before the address register.  This could cause the processor to remap this chip select inadvertently, potentially overlapping the chip select used to fetch instructions, and possibly causing a system crash when these chip selects are populated.
 
Solution
Zero out the Chip Select Address Register before the Chip Select Option Register.
 

 

Files:   netos\src\bsp\devices\common\serial\netos_serl.c

            netos\src\bsp\devices\common\serial\netos_serl.h

            netos\src\bsp\devices\common\SPI\spi_mod.h

            netos\src\bsp\devices\common\SPI\spi_dma.h

            netos\src\bsp\devices\common\SPI\spi_ddi.c

            netos\src\bsp\devices\common\SPI\spi_api.c

            netos\src\bsp\platforms\ns7520_a\cs.c

            netos\src\bsp\platforms\connectem\cs.c
            netos\src\bsp\platforms\connectme\cs.c
            netos\src\bsp\platforms\connectme_lsk\cs.c

            netos\src\bsp\platforms\connectwiem\cs.c
            netos\src\bsp\platforms\connectwime\cs.c

Special Instructions

 

 

Patch Link:  BSPUpdates_60

 

Dependencies

This patch also requires the installation of the following patch(es):

If you are a NET+OS 6.0 GNU user, you must install this patch first –

Patch Link:  6.0F GNU Update 1

 

If you are a NET+OS 6.0 GHS user, you must install this patch first –

Patch Link:  6.0 GHS Update 1